

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/561,625	12/19/2005	Andrei Terechko	NL02 1505 US	8452
24738	7590 11/13/2006		EXAMINER	
PHILIPS ELECTRONICS NORTH AMERICA CORPORATION INTELLECTUAL PROPERTY & STANDARDS			CAO, CHUN	
	Y DRIVE, M/S-41SJ	DARDS	ART UNIT	PAPER NUMBER
SAN JOSE, CA 95131			. 2115	. ,
			DATE MAILED: 11/13/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
Office Action Summary		10/561,625	TERECHKO ET AL.				
		Examiner	Art Unit				
		Chun Cao	2115				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REP CHEVER IS LONGER, FROM THE MAILING Insions of time may be available under the provisions of 37 CFR 1 SIX (6) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory periore to reply within the set or extended period for reply will, by statutely received by the Office later than three months after the mailed patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATIO  1.136(a). In no event, however, may a reply be tid  will apply and will expire SIX (6) MONTHS from the, cause the application to become ABANDONI	N. mely filed  n the mailing date of this communication. ED (35 U.S.C. § 133).				
Status							
1)⊠	Responsive to communication(s) filed on <u>07</u>	September 2006					
_		is action is non-final.					
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
,	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Dispositi	on of Claims						
4)⊠	4)⊠ Claim(s) <u>1-30</u> is/are pending in the application.						
	4a) Of the above claim(s) is/are withdrawn from consideration.						
	5) Claim(s) is/are allowed.						
6)⊠	☑ Claim(s) <u>1-30</u> is/are rejected.						
7)	Claim(s) is/are objected to.						
8)□	Claim(s) are subject to restriction and/	or election requirement.					
Applicati	on Papers						
9)[	The specification is objected to by the Examin	ner.					
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority u	nder 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some ★ c) None of:							
	1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No							
3. Copies of the certified copies of the priority documents have been received in this National Stage							
application from the International Bureau (PCT Rule 17.2(a)).							
* See the attached detailed Office action for a list of the certified copies not received.							
Attachment	` '	_					
Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413) Paper No(s)/Mail Date							
3) Information Disclosure Statement(s) (PTO/SB/08)  5) Notice of Informal Patent Application							
Paper No(s)/Mail Date 6) Other:							

## **DETAILED ACTION**

Page 2

- 1. Claims 1-30 are presented for examination.
- 2. The text of those applicable section of Title 35, U.S. Code not included in this action can be found in the prior Office Action.
- 3. Claim 18 is rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter.

Claim 18 is not limited to tangible embodiments. In view of Applicant's disclosure, specification page 9, line 28-page 10, line 1, the medium is not limited to tangible embodiments, instead being defined as including both tangible embodiments and intangible embodiments such as internet, signals, carrier wave, waveforms, transmissions and communication link which are non-statutory subject matter, such as the digital and analog communication links are not tangible media. As such, the claim is not limited to statutory subject matter and is therefore non-statutory.

4. Claims 1-9 and 11-30 are rejected under 35 U.S.C. 102(b) as being anticipated by Houston (Houston), U.S. patent no. 6,307,281.

As per claim 1, Houston discloses a circuit arrangement [fig. 1], comprising a plurality of hardware resources [col. 3, lines 57-65; col. 4, lines 57-59], wherein each hardware resources has a power mode configurable between at least first and second power consumption states [col. 4, lines 60-62]; and a processor [12, fig. 1] coupled the plurality of hardware resources [16, fig. 1], the processor configured to process program

Art Unit: 2115

code that includes at least one power control instruction that includes an operand having power control information disposed therein, wherein the processor is configured to process the power control instruction by selectively setting power modes of at least two hardware resources among the plurality of hardware resources based upon the power control information disposed in the power control instruction, and wherein the processor is further configured to maintain the power modes of the power modes of the at least two hardware resources to that specified in the power control instruction while processing at least one subsequent instruction in the program code [col. 2, lines 49-61; col. 4, lines 46-62; col. 6, line 56-col. 7, line 7; col. 8, lines 24-46, 54-57; col. 9, lines 4-11].

As per claim 2, Houston discloses the power control instruction further includes an opcode that uniquely identifies the power control instruction [col.8, lines 40-49].

As per claim 3, Houston discloses that a support register that stores power modes state information for the plurality of hardware resources; and enable logic coupled to the support register and configured to control the power modes of the plurality of hardware resources responsive to the power modes state information stored in the support register, wherein the processor is configured to selectively set the power modes of the at least two hardware resources by storing the power control information from the power control instruction in the support register [col. 2, lines 49-61; col. 4, lines 46-62; col. 6, line 56-col. 7, line 7; col. 8, lines 24-46, 54-57; col. 9, lines 4-11].

As per claim 4, Houston discloses that the support register comprises a power modes register [col. 8, lines 40-49].

As per claim 5, Houston discloses that the support register includes additional status information that is unrelated to power dissipation control [col. 10, lines 6-17].

Page 4

As per claim 6, Houston discloses that a subset of the plurality of hardware resources comprises a plurality of banks of registers defining a register file, wherein the enable logic includes a plurality of enable circuits, each associated with a bank of register from the plurality of banks of registers, and each configured to selectively disable its associated bank of registers responsive to an enable signal wherein the enable logic is further configured to generated the enable signal for each bank of registers from the power modes state information stored in the support register [fig. 7; [col. 5, lines 21-30, 50-67; col. 6, line 56-col. 7, line 7; col. 8, lines 24-46; col. 9, lines 4-11].

As per claim 7, Houston discloses that each bank of registers includes at least one clock input, address input and data input, and wherein the enable circuit for each bank of registers is configured to selectively gate off the clock, address and data inputs for its associated bank of registers in response to the enable signal provided thereto [figures 6, 7, 9; col. 5, lines 21-30, 50-67; col. 6, line 56-col. 7, line 7; col. 8, lines 24-46; col. 9, lines 4-11].

As per claim 8, Houston discloses that each hardware resource is selected from the group consisting of a register file, a register bank, a register, a cache, a bus interface unit, a bus, a functional unit, a functional block and an instruction decoder [col. 5, line 21-col. 6, line 20].

As per claim 9, Houston discloses that the processor is configured to process explicitly parallel instructions, and wherein the power control instruction comprise an operation among a plurality of operations in an explicitly parallel instruction [col. 4, lines 1-6; col. 6, lines 1-9].

As per claim 11, Houston discloses a superscalar processor [col. 4, lines 1-6].

As per claim 12, Houston discloses that the processor is configured to assign a side effect to the power control instruction to limit run-time speculation thereof [col. 4, lines 32-62].

As per claim 13, Houston discloses that the power control information in the operand identifies a register within which power modes state information for the at least two hardware resources is stored, and wherein the processor is configured to selectively set the power modes of the at least two hardware resources by retrieving the power modes state information from the register identified by the power control information in the operand [col. 2, lines 49-61; col. 4, lines 46-62; col. 6, line 56-col. 7, line 7; col. 8, lines 24-46, 54-57; col. 9, lines 4-11].

As per claim 14, Houston discloses that the pluralities of hardware resources are disposed in the processor [fig. 2].

As per claim 15, Houston discloses that at least one hardware resource is disposed outside of the processor but on the same integrated circuit as the processor [fig. 2].

As per claim 16, Houston discloses that at least one hardware resource is disposed on a separate integrated circuit from the processor [fig. 2].

As per claim 17, Houston discloses an integrated circuit [fig. 2].

As per claim 18, Houston teaches the claimed system. Therefore, Houston teaches the claimed computer program storing in a medium to carry out the system.

As to claims 19-30, Claims 1-9 and 11-16 basically are the corresponding elements that are carried out the method of operating steps in claims 19-30.

Accordingly, claims 19-30 are rejected for the same reason as set forth in claims 1-9 and 11-16.

5. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Houston (Houston), U.S. patent no. 6,307,281 in view of what was well known in the art, as exemplified by Dinechin (Dinechin), U.S. publication no. 2003/0177482.

As per claim 10, Houston fails to disclose that a VLIW processor and an EPIC processor.

Examiner takes Official Notice that a VLIW processor and an EPIC processor are well known in the art, evidence of which may be found in

Dinechin: figure 1; paragraph 0005.

It would have been obvious to one of ordinary skill in the art at the time of the invention to employ the type of processor to improve the functionality of the system.

6. Applicant's arguments filed on 9/7/06, which have been fully considered but they are not persuasive. Applicant's arguments with respect to claims 1-30 have been considered but are most in view of the new ground(s) of rejection.

## Conclusion

Application/Control Number: 10/561,625

Art Unit: 2115

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chun Cao whose telephone number is 571-272-3664. The examiner can normally be reached on Monday-Friday from 7:30 am-4:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas C. Lee can be reached on 571-272-3667. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Nov. 7, 2006

CHUNCAO PRIMARY EXAMINER Page 7